


Jason Dagit Twitter: @thedagit Blog: dagit.github.io

Motorola in 1970's

- * 1971 Microprocessor project starts
- * Chuck Peddle joined in 1973 as an engineer
- * In 1974, Chuck grew frustrated with management for ignoring customers (asking for \$25 processor)
- * \$300 in 1974 is \$1300 in 2010



6500 Project at MOS

- * Chuck Peddle, Bill Mensch, and 6 other engineers left Motorola
- * MOS was eager to break into processor market
- Based on Motorola 6800 experience
- * Goals:
 - * Needed to outperform 6800
 - * Cheaper than 6800
 - * Every interested engineer and hobbyist can get access

Lowering the Cost

- * Size = money
 - * 3510 transistors (modern CPUs use billions!)
- * Defect rate at the time of 70%
- * Morally the first RISC processor

Defect Rate

- * In 1970's processors were designed by hand
- * Images had to be reduced to fit on the wafer
- * MOS developed a process for clarifying reduction at
 - each step
 - * 70% failure rate during fabrication
 - → 70% success rate
- * Bill Mensch: Legendary layout engineer



RISC Processor

- * Simplified addressing modes
 - * Dropped 16bit index register
 - * Three-state control of bus removed
- * Only the essential instructions: 56 instructions
 - * Not completely true: included non-essential BCD arithmetic
- * Very few registers: PC, SP, A, X, Y, Status

Instruction Set

		MMIE CHA!				ASSOLUTE		ZERO PAGE		4	ACCUM.		ij	-		ī	HRD, XF		Χí	(RNO), Y		•	Z,PAGE,X			A#F, X			ABB, Y			RELAT		ATIVE		MMAI		Т	Z,PAGE,		ī		CORDITION C			301		
MMEMORIC	OPERATION.	OPN	1	10	PN	T,	٠l٥	PN	1	٠l٥	P	νT	*	OP	N	4	OP	N	*	OP	N		OP	N		OP	N	 	Ь	PIN	ı,	ŧl.	PΙΝ	T	ıl.	P	vI.	وار	P	νŢ	#	N	z	С	$\overline{}$	Ъ	$\overline{\mathbf{v}}$	
LDX	M → X (1)	A2 2	2 2	A	E 4	1 3	ı A	6 3		7	+	7	7		\vdash	7		Н	Н	-	т	H	_	٢	H	Ť	۲				1 3		۳	+	۲	Ť	+	-	36	$\overline{}$	_	7	7	Ť	÷	Ī		
LDY	M → Y (1)	AØ Z	2 2	A	c 4	ı 3	s a	4 3	1	2	1		1		١	1					Ш		B4	4	2	вс	4		1	Т	Τ.	Т			ı			Т		1	1	j	,	_	_	_	-1	
LSR	0→ 7 0 → C			41	E 6	; 3	4	6 5	1	4	A	2	ıl	i	1	ı					Ш		56	6	2	5E	7	3	L	ł		ı			ı	į		ı			ı	ø	ď	J	_	-	-	
NOP	NO OPERATION			1	ı					ı			-	EΑ	2	ı			П		Ш				П				ı			ı		ı	L			ı	1		ı	_	_	_	_	_	_[
ORA	AVM-A	99 2	2 2	90	sla	1 3	10	5 3	1 2	2			-			1	0 1	6	2	11	5	2	15	4	2	10	4	3	19	9 4	1 3	3	1		Ł			L			ı	J	J	_	_	_	_	
PHA	A → Ms S-1 → S	_	1	1	1	1	T	7	1	Ť	7	7	7	48	3	_					Н	П		T	П		t		t	+	+	+	$^{+}$	+	t	†	+	t	+	\pm	†	÷	<u> </u>	_	_	_	_	
PHP	P → Ms S-1 → S			1	ı		1			ı		- [Į	ø 8	3	ı					Н				Н				ı			ı	-		1			ı	-		1	_		_	_	_	-	
PLA	S+1→S Ms→A			1	ŀ		1		ı	1			-	68	4	1			П		П					i			l			ı			ı			ı			1	J	J	_	_		-	
PLP	S+1→S Ms→P		1	1			1		ı			-	1	28	4	1		Н									ı		ı			1	ŀ		ı			Т			ı		RE	ST	OFI	ED	,	
ROL	₹ 2 0 ₹ C ₹		1	21	E 6	3	3 2	6 5	1 2	2	A	2	ı۱			1			П				36	6	2	3E	7	3	ı						ı			ı			ı	√	v	¥	_	_	-	
ROR	-C-7 d-		1	61	E 6	3	6	6 5	1	6	A	2	ন	П	\neg	7			П		П	П				7 E				Ť	Ť	†	†	Ť	t	\top	+	†	+	+	†	1	4	J	_		_	
RTI	(See Fig. 1) RTRN INT:			-			1		ı			-	-	40	6	ı			П										ı			1			1			1	1	1	ı		RE	STO	OR	ED	, 1	
RTS	(See Fig. 2) RTRN SUB			1			1	-	ı	ı	-1	-	-	60	6	1			Н								ļ	ļ	ı			1.			ı						ı	_	_		-	_	-	
SBC	A-M-C → A (1)	E9 2	≀ 2	Eι	0 4	3	3 E	5 3	1:	2		-	-			ı	Ē١	6	2	F1	5	2	F5	4	2	FD	4	3	F	9 4	3				ı			1			ı	4	1	(3)	_	_	1	
SEC	1 → C			1			1		ı	ı	1	-	-	38	2	ı					H								ı			1		ľ	ı	-1		1	İ		ı	_	_	1	_	_	-	
SED	1 → D			l			1	ĺ	ı			-	-	F8	2	1					Ш								ı			1			ı			1	1		ı	_	_	_	_	1	-	
SEI	1 - 1	П	Т	T	Τ	Т	Т	T	Т	Т	T	1	7	78	2	1					П						Τ	1	T	†	+	t	+	†	t	7	+	†	_	\top	Ť	-	-	-	1	-	目	
STA	A - M			80	9	3	8 8	5 3	1 2	1		-	-			1	81	6	2	91	6	2	95	4	2	9D	5	3	99	9 5	3	3	.			-					1	-	-	-	_	-	-	
STX	X → M			86	E 4] 3	8 8	6 3	1 2	2	ŀ	i	-	Ì		1					Н								ı			ŀ						9	6 4	4 :	2	_	-	-	_	_	-	
STY	$Y \rightarrow M$			84	6 4	3	8 8	4 3	2	2	i	-	-			1					Ш		94	4	2				ı			į.				i		П			1	-	-	-	-	_	-	
TAX	A - X	Ш	1	1	⊥	L	L	L	1	L	┙	⅃	1	AA	2	1													ı			ı			L			П			ł	1	1	-	-	-	-	
TAY	A - Y						1	Ī	T	Ī	T	T	1	48	2	1													Г	T	T	T	Ť		Ť	1	1	Ť	1	1	1	√	1	-	_	-	-	
TSX	s → x						1				-	-	1	ВА	2	1		l														1										J	4	•		-	-	
TXA	X → A										-	-	ŀ	ВА	2	ᅦ												ĺ				1									Į	J	¥	-	-	-	-	
TXS	x - \$										-	-	ŀ	PΑ	2	1																1									1	-	-	-	-	-	-	
TYA	Y - A		L	L		\perp							-	98	2	ı														[1						ŀ			1	✓	4	-	-	-	-	

- (1) ADD 1 TO "N" IF PAGE BOUNDARY IS CROSSED
- (2) ADD 1 TO "N" IF BRANCH OCCURS TO SAME PAGE ADD 2 TO "N" IF BRANCH OCCURS TO DIFFERENT PAGE
- (3) CARRY NOT BELOW
- (4) IF IN DECIMAL MODE Z FLAG IS INVALID ACCUMULATOR MUST BE CHECKED FOR ZERO RESULT
- X INDEX X
- Y INDEX Y
- A ACCUMULATOR
- M MEMORY PER EFFECTIVE ADDRESS
- Ms MEMORY PER STACK POINTER
- + ADD
- -- SUBTRACT
- A AND
- V OR
- ¥ EXCLUSIVE OR
- ✓ MODIFIED
- NOT MODIFIED
- M, MEMORY BIT 7
- M4 MEMORY BIT 6 N NO CYCLES
- # NO BYTES

Improvements over 6800

- * Pipelining
- * Zero-page addressing
 - * Allowed indirect indexing to give 128 pseudo registers
 - * Faster than normal memory access
- * Programmers trained on the 6800 found the 6502 intuitive
- * Almost the same clock speed, but nearly 4x the computational power

Marketplace

- * 6502 went on sale in Sept. 1975 for about \$20
 - * That would be \$80 today
 - * Instruction manual for additional \$10
- * Made possible the Personal Computer revolution
- * Instant success

Motorola's Reaction

- * By late 1975, Motorola reorganized its semiconductor division
- * Motorola sued MOS, who settled in 1976 for \$200,000 (over \$700,000 today)
- * Price of 6800 lowered to \$69

PC Revolution









Video Games



Marketplace (cont.)

- * 6502 and predecessors used in:
 - * Apple I/II
 - * Atari 2600/Atari home computers
 - * Commodore:
 - * PET/VIC-20/C-64/C-128
 - * Disk drive controller for 1541
 - * BBC Micro
 - * Nintendo's NES/SNES
- * And many other systems...

MOS & 6502 Today


- * MOS acquired by Commodore
 - * Commodore Semiconductor Group
- * Commodore split up and bankrupt
- * CSG becomes GMT Microelectronics
 - * ... Until the EPA has to step in
- * Western Design Center
 - * WDC 65C02

Lessons

- * Chuck Peddle:
 - * Listen to your customers
 - * Listen to your sales people/engineers
 - * Everyone should have access
- * Simplicity matters:
 - * Reduced cost
 - * Better optimized
- * Takes more than a great product to run a business

Visual6502.org

- * Transistor level reverse engineered netlist
- * Multiple 6502 emulators (physical simulations of wires)
- * Goal: Study, document, and archive the 6502 design for future generations to enjoy



Questions?

Jason Dagit Twitter: @thedagit Blog: dagit.github.io

Sources

- * https://en.wikipedia.org/
- * http://www.commodore.ca/history
- * http://www.westegg.com/inflation/
- * http://oldcomputers.net/appleii.html
- * http://www.cpushack.com/CPU/cpu1.html
- * http://visual6502.org/
- * http://research.swtch.com/6502
- * http://events.ccc.de/congress/2010/Fahrplan/events/4159.en.html